Bit Serial Arithmetic In Dsp

Swedish University dissertations (essays) about BIT-SERIAL ARITHMETIC. The energy consumption per operation for the arithmetic parts of DSP circuits, such. Design combines bit serial arithmetic with a CORDIC algorithm to process 8 million 12 bit vectors per second. High performance bit serial processor in an FPGA, beginning with the logic behind choosing a bit serial. Even with advances in DSP processor design such as on chip cache, RISC code, out of order execution,.

This thesis presents two prime contributions. First, digital filters for both intermediate and base band filtering for mobile communication are presented.

Second, a local clock for on-chip clock generation is introduced. The intermediate frequency filter is a digital alternative to today's analog filters. It is a narrow band filter designed for the American digital mobile telephone system according to the IS-54 specification.

The digital base band filters are designed for use in some wide band research systems. Both the narrow band and the wide band filters use a wave digital lattice structure realized with bit-serial arithmetic.

The clock generator is developed to increase the throughput in bit-serial designs such as the intermediate and the wide band filters above. It is a counter based clock generator i.e the counter stops a ring oscillator after the correct number of cycles has been generated. The generator is a digital alternative to analog on-chip generators as for instance PLL's.

Chiti na lavacraft. The clock is local and occupies only a small area. Several clock generators can, therefore, be used on the same die. All work presented in this thesis is fabricated and tested in a standard 5 volt CMOS processes. The IS-54 filter is a a twelfth order narrow band filter with 20 kHz band width and a center frequency of 95 kHz.

The wide-band filters are designed for two different systems; the first system is designed for 20 MHz modulated band width and the second is designed for 2 MHz modulated band width. The clock generator is used in all the filter designs and it is also tested separately in a 385 MHz clock generator. The power consumption is low.

Another more important property with respect to the power consumption is that the clock generator is suitable for low supply voltage applications. The on-chip clock generator has been tested down to 0.7 volts in a standard 5 Volts CMOS process. Visio professional 2010 download.